GPU Performance Nuggets Simon Garcia de Gonzalo & Carl Pearson

PhD Students, IMPACT Research Group Advised by Professor Wen-mei Hwu Jun. 15, 2016



grcdgnz2@illinois.edu pearson@illinois.edu



GPU Performance Programming

GPU Performance questions from Blue Waters users1) Can I speed up my code on an XK node with a CUDA implementation2) Is my CUDA implementation "fast" / why isn't it faster?

These questions have answers, and you can answer them!

Outline of this talk:

Introduce a pair of NVIDIA performance tools available on Blue Waters What the GPU memory hierarchy provides for your application Can memory hierarchy optimization go too far? A Blue Waters case study.

LLNOIS

nvprof: collect (or view) profiling data

```
aprun nvprof \
  -o timeline.nvp \
  ./my-cuda-app
```



Timeline of CUDA runtime calls, kernel execution times, etc. ~No run time overhead

```
aprun nvprof \
--analysis-metrics \
-o analysis.nvp \
./my-cuda-app \

analysis.nvp of
Detailed performance data for each
kernel execution. Large run time
overhead
```


Aside: nvprof and MPI







nvvp



The results on the right show your applica kernels ordered by potential for perform improvement. Starting with the kernels wi highest ranking, you should select an entr the table and then perform kernel analysi: discover additional optimization opportun

🔊 😑 💿 NVIDIA Visual Profiler

herform Kernel Analysis

Reform Additional Analysis

Select a kernel from the table at right or from timeline to enable kernel analysis. This analysi requires detailed profiling data, so your applica will be run once to collect that data for the ker is not already available.

 Nak
 Description

 [2 kernel instances] void M2M_kernel<unsigned long=16, unsigned long=32, unsigned long=100, unsigned log</td>

 [2 kernel instances] void L2L_kernel<int=16, int=32, int=100, int=4>(double2*, double const *, int const *, int

 [5 [2 kernel instances] void L2L_kernel<int=16, int=32, int=100, int=4>(double2*, double const *, int const *, int

 [4 kernel instances] void L2L_kernel<int=16, int=32, int=100, int=4>(double2*, double const *, int const *, int

 [5 [2 kernel instances] void L2L_kernel<int=16, int=32, int=100, int=4>(double2*, double const *, int const *, int

 [2 kernel instances] void M2M_kernel<unsigned long=16, unsigned long=32, unsigned long=100, unsigned lig</td>

 [2 kernel instances] void M2M_kernel<unsigned long=16, unsigned long=32, unsigned long=100, unsigned lig</td>

 [2 kernel instances] void H2L_kernel<int=256>(double2*, double2*, double2 const *, int const *, int

 [2 kernel instances] void M2L_kernel<unsigned long=16, unsigned long=32, unsigned long=27/(double2 const *, int</td>

 [2 kernel instances] void M2L_kernel<unsigned long=16, unsigned long=32, unsigned long=27/(double2 const *, int</td>

 [2 kernel instances] void M2L_kernel<unsigned long=16, unsigned long=32, unsigned long=27/(double2 const *, int</td>

 [2 kernel instances] void M2L_kernel<unsigned long=16, unsigned long=32, unsigned long=27/(double2*, ir</td>

 [2 kernel instances] void M2L_kernel<unsigned long=16, unsigned long=32, unsigned long=100, unsigned long=16, unsigned long=32, unsigned long=32/(double2*, ir</td>

</tabu/>

-: •••-الاربية/ :جه ---الاربية. -ه ---الاربية. -> • ---الاربية. اربيه الديرة ----ة • • • • • • • • • • • • • •

K20X Peak Memory Bandwidth

	Accelerator	Peak Single-Precision Rate (TFLOPS)	Peak Global Memory Bandwidth (GB/s)	FLOPS / word
	C2070 (Fermi)	1.03	144	28.7
WATERS ASCALE COMPUTING	K20X (Kepler)	3.94	250	63.0
-	M40 (Maxwell)	5.83	288	80.9
	P100 (Pascal)	9.52	720 (!!!)	52.9

(most) GPU kernels are limited by memory before compute

IILLINOIS



CUDA Compute Capability 3.5 Memory Model



Thread-Private Memory 48KB Shared Memory 6GB Global Memory

Shared Memory: Accelerate predictable repeated access to data.

Constant Memory:

High bandwidth access to read-only data

Global Memory:

Data used by GPU kernels must be here

ECE ILLINOIS



Use the memory hierarchy to reduce the DRAM FLOPS/word ratio

ECE ILLINOIS

ILLINOIS

Different memories for different data

L1 Cache	Register spills / stack data	
L2 Cache	Global data locality across thread blocks	
Read-Only Cache	Unaligned, random, read-only, 2D prefetch	
Constant Cache	Aligned, uniform, read-only, "very small"	
Shared Memory	Predictable locality within a thread block	
DRAM	Aligned, consecutive access by consecutive threads	

If most of your memory accesses match one of these patterns, good results are possible.





nvvp: Stencil Stall Reasons

Simple

Shared / Constant Memory







ECE ILLINOIS

nvvp: Memory Bandwidth (stencil)

	Simple (GB/s)	Optimized (GB/s)
L1 Global Loads	105.4	34.1
Shared Loads	0.0	1228.4
Device Memory Reads	4	27.4
Device Memory Writes	3.9	26.1
Speedup	1	7.8





nvvp: Utilization (stencil)

Memory (Load/Store Instruction Unit)



30%

10%

Arithmetic operations

Compute

nvvp: "Kernel performance is bound by instruction and memory latency!"

Control-flow operations

ECE ILLINOIS

Compute

Memory operations

Utilization

30% 20%

10%

LINOIS

Memory (L1/Shared)

Latency limited kernels

- Characterized by having both low compute utilization and low memory utilization
- Low GPU occupancy is the main factor in this type of limitation.
- Unlike latency oriented CPUs, GPUs need a large degree of ILP to hide instruction latency.
- Common issue for highly optimized kernels that overuse limited resources that lowers possible achievable occupancy.



LINOIS

Resources that limit occupancy

• The following table contain the resources that are most likely to cause low occupancy

	Accelerator	Maximum Threads per SM	Maximum Blocks per SM	Shared Memory per SM	Maximum Registers per Threads
	C2070 (Fermi)	1536	8	48KB	63
UE WATERS	K20X (Kepler)	2048	16	48KB	255
	M40 (Maxwell)	2048	32	96KB	255
	P100 (Pascal)	2048	32	64KB	255

ILLINOIS



Case study: Reducing share memory

- 5.97KB of shared memory per block was being used
- Tesla K20X is configured to have 48KB of shared memory per SMX
- Each SMX was limited to simultaneously execute only 8 blocks (32 warps) out of the possible 16 block (64 warps)
 Varying Shared
- What to do:

```
//__shared__ CudaVector3D acc[THREADS_PER_BLOCK_PART];
// __shared__ cudatype pot[THREADS_PER_BLOCK_PART];
// __shared__ cudatype idt2[THREADS_PER_BLOCK_PART];
CudaVector3D acc;
cudatype pot;
cudatype idt2;
```

• Shuffle instruction for reduction

sumx += __shfl_down(sumx, offset, NODES_PER_BLOCK_PART); sumy += __shfl_down(sumy, offset, NODES_PER_BLOCK_PART); sumz += __shfl_down(sumz, offset, NODES_PER_BLOCK_PART); poten += __shfl_down(poten, offset, NODES_PER_BLOCK_PART);



• Some __syncthreads() can be removed due to threads not having to wait for all threads to read or write to shared memory

ECE ILLINOIS

Case study: Reducing share memory

• By using less shared memory we lowered the memory utilization as expected but did not improve the compute utilization.... We are still Latency limited!

LLINOIS



• Register usage could be the limiting resources.

Case study: Reducing registers usage

- 56 registers per thread was being used or 14336 registers per block
- Tesla K20X is configured to have up to 65536 registers per SMX
- Each SMX was limited to simultaneously execute only 4 blocks (32 warps) out of the possible 16 block (64 warps)
- No direct way of controlling register usage, but we can help the compiler to do a better job.
- What to do:

__launch_bounds__(**maxThreadsPerBlock**, minBlockPerMultiProc)

 The compiler will derive the number of register it needs per threads to be able to handle minBlockPerMultiProc*maxThreadsPerBlock per SMX.



INOIS



Case study: Reducing registers usage

• Register usage decreased from 56 to 24 thus utility rose to approximately 70%



• Further reducing register usage causes spilling onto global memory adversely affecting execution time!

LLINOIS

What does it all mean in terms of speedup

- Two kernels from ChaNGa, N-Body Cosmological application, (Prof. Thomas Quinn, University of Washington) :
 - particleGravityComputation
 - nodeGravityComputation
- Both kernels are non-trivial and highly optimized making use of shared memory.

LINOIS

- After described latency optimizations:
 - particleGravityComputation
 - Utilization improved from about 40% to 70%
 - 1.66x speedup
 - nodeGravityComputation
 - Utilization improved from about 30% to 60%
 - 2.11x speedup

Takeaways

- Writing a CUDA kernels is becoming easier, but getting good performance is not.
- Know the tools you have available. Profiling is key to performance
- Fitting your application to the GPU memory hierarchy is critical for performance
- Resources are not infinite, optimization without thinking about resources sizes can hurt performance.



Lord Kelvin

"To measure is to know"

"If you can not measure it, you can not improve it"





Resources

- nvprof and nvvp:
 - <u>https://devblogs.nvidia.com/parallelforall/cuda-pro-tip-nvprof-your-handy-universal-gpu-profiler/</u>
 - <u>https://devblogs.nvidia.com/parallelforall/cudacasts-episode-19-cuda-6-guided-performance-a</u> <u>nalysis-visual-profiler/</u>
- Latency limited kernels:
 - <u>https://nvlabs.github.io/moderngpu/performance.html</u>
- Shuffle instructions:
 - <u>https://devblogs.nvidia.com/parallelforall/cuda-pro-tip-kepler-shuffle/</u>
 - <u>https://devblogs.nvidia.com/parallelforall/faster-parallel-reductions-kepler/</u>
- Launch_bounds qualifier:
 - <u>https://nvlabs.github.io/moderngpu/performance.html#launchbounds</u>
- Teaching kits:
 - <u>https://developer.nvidia.com/teaching-kits</u>







pearson@illinois.edu grcdgnz2@illinois.edu





GPU Performance Programming

- Common
 - Latency-limited
 - Memory-bandwidth-limited
- Less Common
 - Compute-resource limited
 - Not enough parallelism





nvvp: Coalesced and Uncoalesced Accesses



ECE ILLINOIS

nvvp: Coalesced and Uncoalesced Accesses



nvvp: "The performance of the kernel is most likely being limited by the memory system"

ECE ILLINOIS



ECE ILLINOIS

nvvp: Coalesced and Uncoalesced Accesses

	Coalesced (GB/s)	Uncoalesced (GB/s)
L1 Cache Writes	184.621	277.179
Device Memory Reads	0.009	26.293 (?)
Device Memory Writes	220.102	113.181
Device Memory Total	220.111	139.474





nvvp: Coalesced and Uncoalesced Accesses

Blobal Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern.

Optimization: Select each entry below to open the source code to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

Line / File vector_write.cu - /mnt/a/u/sciteam/cpearson/cuda-test/vector-write

66 Global Store L2 Transactions/Access = 32, Ideal Transactions/Access = 8 [16777216 L2 transactions for 524288 total executions]

```
63: const int i = blockDim.x * blockIdx.x + threadIdx.x;
64: const int j = blockDim.y * blockIdx.y + threadIdx.y;
65: if (j < SIZE_X && i < SIZE_Y) {
66: dst[i * SIZE_X + j] = val; // row-major
67: }
```





More...